turbation, the transformer can be approximated by a single pole system the time constant of which is mainly related to the dumping resistance of the RLC series branch in the equivalent circuit. A second pole is introduced by the rectifier [6], so the whole system could be approximated by a two pole transfer function. Note that the PWM modulator moves the negative slope edge of the input voltage signal changing the duty cycle and consequently the amplitude of the fundamental harmonic. Positive slope edges remain fixed, therefore the switching period imposed by the PFD circuit does not change and resonance operation is maintained. Experimental results: The proposed control method was applied to a laboratory prototype of the converter. Input DC voltage was 3.3V and output was regulated at -1 kV DC (sensed through a 1/5000 voltage divider), while in open loop configuration output reached -1.7kV DC. The VCO frequency range could vary from 90 to 130 kHz as shown in Fig. 2 , which also shows basic waveforms of the converter at start-up. The VCO input grows until the loop sets the value of frequency at which the input voltage square wave is synchronous to the squared input current signal. Measured input voltage and current signals under steady-state operation were acquired numerically and elaborated to extract the fundamental harmonics. The results are shown in Fig. 3 in which we can observe their synchronism. Finally, from Fig. 2 we see the operation of the voltage error amplifier, which moves the duty cycle from 0% towards 50%. The amplifier output settles at a value which is lower than the maximum allowed, when the desired output is reached.
Fig. 3 Input voltage and current jundamentul harmonics
Experimental results: The proposed control method was applied to a laboratory prototype of the converter. Input DC voltage was 3.3V and output was regulated at -1 kV DC (sensed through a 1/5000 voltage divider), while in open loop configuration output reached -1.7kV DC. The VCO frequency range could vary from 90 to 130 kHz as shown in Fig. 2 , which also shows basic waveforms of the converter at start-up. The VCO input grows until the loop sets the value of frequency at which the input voltage square wave is synchronous to the squared input current signal. Measured input voltage and current signals under steady-state operation were acquired numerically and elaborated to extract the fundamental harmonics. The results are shown in Fig. 3 in which we can observe their synchronism. Finally, from Fig. 2 we see the operation of the voltage error amplifier, which moves the duty cycle from 0% towards 50%. The amplifier output settles at a value which is lower than the maximum allowed, when the desired output is reached.
Simple digital test approach for embedded charge-pump p hase-loc ked loops Fig. 2 . This basic operation can be exploited to facilitate testing of the forward path blocks. In normal operation, connection of the blocks as shown allows generation of an output signal that is phase aligned to the input signal. Further information on CP-PLL operation can be found in [2, 31.
Basic test outline: huru'wure descrbtioa:
The basic concept behind the test is to allow the FP blocks of the PLL to be exercised while the PLL is in an open loop (OL) configuration. Input paths of the PLL are redirected using an input multiplexer (MUX). Parameter extraction is facilitated by direct measurement of the VCO output frequency using an on-chip frequency counter as in [4, 51. The parameters are stored and scanned out using digital circuitry. Fig. 3 shows the required hardware blocks and MUX connections.
Step (i)
(ii) (iii) (iv) CPiVCO nonlinearity (see text).
CPiVCO nonlinearity (see text). CP mismatch from steps (ii) and (iii).
Excessive constant phase offsets in forward path.
Ramp down Gain of forward path blocks.
F1-F2
Ramp up Gain of forward path blocks.
F2-F3

FILF3
Hold mode LFiCP leakage. F3-F4 Table 1 . Synchronised control of the PLL in this manner will produce a corresponding change in the VCO output frequency as shown in Fig. 4 . Table 2 summarises information that can be obtained from the test. Note that to check for excessive CP or VCO nonlinearity, additional frequency measurement stages can be added in steps (ii) and (iii). 
where Afosc is the change in the oscillator output frequency, fExTREF is the frequency of EXTREF, IcH is the current supplied by the CP structures, and N E X T R E F is the number of cycles that the input signal is applied for. Note that equations in the ramp up mode are identical with the exception that the direction of current flow from the loop filter is reversed. The procedure used to obtain the relationship between Afosc and AFExTREF will be applicable to any Zf() usually incorporated in a CP-PLL. It is important to note that in the final equation ZcH is a function of the CP circuitry, and is known by design. AYosc will be related to the VCO input voltage and the Kvco (the gain of the VCO in MHzN or radlsN) which will be known by design. N E X T R E F and fExTnEF can be accurately controlled. Thus, a measure of the forward path gain of the PLL blocks, related to a precise time difference at the input, can be obtained. Furthermore, it is possible to map the measured frequency value to desired responses.
Conclusion:
A non-invasive BIST method for CP-PLLs has been presented. The test approach is intended to augment the commonly-used FLT, and targets significant PLL sub-block characteristics that have direct impact on the short-term transient operation of the PLL. Furthermore, the test can be realised using simple hardware and results can be mapped directly to design specifications.
Soft-switching boost chopper for diode bridge power factor correction B. Han and S. Moon A new soft-switching boost chopper, which can be utilised for diode-bridge power factor correction, is presented. The softswitching cell is composed of two switch-diode pairs linked by an inductor and a capacitor in parallel. The soft-switching scheme is verified by means of PSPICE simulation and prototype experiment.
Introduction: To improve the power factor in single-phase diode bridge, the boost chopper has been utilised widely. Much research
